Introduction
Scaling of conventional CMOS device dimension and supply voltage VDD faces fundamental limitation associated with the nonscalability of the subthreshold swing S, which has a lower limit of 60 mV/decade at room temperature. Tunneling field-effect transistor (TFET), which exploits the gate-controlled band-to-band tunneling (BTBT) phenomenon to achieve steep S, is a promising device option to overcome this limitation [ Fig. 1(a)-(b) ]. TFETs can achieve a high Ion/Ioff ratio at significantly reduced VDD and power consumption, and have attracted a lot of research interest, especially in device simulation and fabrication [1] - [9] . It should be noted that capacitance is a crucial determinant of switching speed in integrated circuits, and a detailed understanding of TFET capacitances will be very important. There is little or no investigation on TFET capacitance components and their distribution within the device.
In this work, we report the first analysis of capacitance components in a planar TFET device. The dependence of capacitances on terminal voltages and device geometry are investigated using a physics-based TCAD simulator [10] . Key differences with MOSFET capacitance distribution are highlighted. A compact TFET capacitance model comprising parasitic capacitances and inversion capacitances is built. The impact of drain dopant profile engineering on TFET parasitic capacitances is also studied.
MOSFET gate capacitance vs TFET gate capacitance
In the on-state, the inversion charge distribution in a TFET is significantly different from that of a MOSFET. At low Vds, both the source and drain of a MOSFET are connected to the inversion layer [ Fig. 1(a) ], and the partitioning of Cgg between the source and drain terminals is approximately symmetric. For a TFET, the drain is connected to the inversion layer, and the inversion carrier density is dependent on the position of the Fermi level in the drain. For large Vds, the TFET inversion layer pinches off at the source side [9] , not the drain side. The distribution of capacitance components within the TFET device is fundamentally different from the MOSFET. Even at Vds = 0 V, Cgd and Cgs are asymmetrically distributed in a TFET, as shown in Fig. 1(c) , where Cgd dominates the total gate capacitance Cgg.
At Vd = Vs = 0 V and Vg = 1 V, the simulated inversion carrier concentration, n + poly-Si depletion charge, and energy band diagram are shown in Fig. 2 . By computing the change in gate charge with respect to a small change in a terminal voltage, a capacitance component at a bias point may be calculated, e.g. Cgd = dQg /dVd.
TFET gate capacitance components and modeling
Geometry-based TFET capacitance analysis is performed and various capacitance components are identified accordingly (Fig. 3) . In the off-state, both Cgd and Cgs in a TFET comprises parasitic capacitance components; while in the on-state, Cgd is dominated by the inversion capacitance Cgd,inv. A complete set of Cgd and Cgs at various Vgs is extracted from our simulation data (Fig. 4) .
As mentioned, source-side inversion layer pinch-off occurs in the saturation regime of the TFET Id-Vd characteristics. We therefore observe that Vgd empirically controls the inversion layer density and its length or the extent of its reach towards the source. The strong dependence of Cgd on Vgd is clearly demonstrated in Fig. 4 . For positive Vgd, Cgd is mainly contributed by the inversion capacitance Cgd,inv. With increasing Vgd, the length of the inversion layer increases, contributing to an increase in Cgd,inv. Cgs is smaller and less strongly dependent on Vgd. Cgs falls as Vgd rises due to the screening effect of the inner fringing capacitance when channel is inverted.
A compact TFET C-V model is then built based on the parasitic capacitance components (Cdif, Cdov, Cdof, Csif, and Csof) and inversion capacitance (Cgd,inv). The equivalent circuit is showing these components in Fig. 3 (left) , and equations used in the compact model are detailed in Fig. 3 (right) . Similar to MOSFET C-V modeling, the capacitances components that are gate length independent are defined as extrinsic capacitances, and usually comprise parasitic components. Intrinsic capacitance components are those that scale proportionately to the gate length, e.g. Cgd,inv (Fig. 5) . We define the Vfb as the transition point from extrinsic to intrinsic, which is a key parameter used in Cgd modeling. The compact C-V model achieves reasonably agreement with TCAD simulation at various Vg and Vds biases (Fig. 6 ). All the components in the model are physical, and the model describes the biases dependence of TFET C-V characteristics very well.
TFET gate capacitance comparison and parasitic capacitance reduction by drain engineering
Devices simulated so far employ n + poly-Si gate with gate depletion effects fully accounted for. The use of metal gate in a TFET leads to a comparatively larger Cgg due to the elimination of gate depletion effects under inversion bias. This is shown in Fig. 7 . Metal gate adoption increases the intrinsic TFET capacitance.
To improve transient performance in circuits employing TFET, the parasitic capacitance components need to be reduced. Two TFET parasitic capacitance reduction schemes are proposed here, and both are related to drain engineering (Fig. 8) . First, making the drain doping more abrupt helps to suppress parasitic capacitance due to reduction of the drain overlap capacitance Cdov under the gate ( Fig. 7 and 8) , which is around 28% reduction (Table. I ). Second, moving the drain region further out, i.e. introduce an offset as shown in Fig. 8 , also reduces gate parasitic capacitance. This is due to the elimination of Cdov and reduction of Cdof. The reduction of parasitic capacitance can reach 52-53% (Table. I) at the cost of an increased layout space.
Conclusions
We performed a study of capacitances in a TFET, and obtained the partitioning of the gate capacitance into Cgd and Cgs from 2D TCAD simulation at various biases. A compact model for TFET capacitances was built, which accounts for parasitic and inversion capacitance components. Good agreement between compact model and TCAD simulation was observed. We also examined methods of drain engineering, e.g. doping abruptness and introduce of drain offset, for reduction of drain parasitic capacitance. • Extrinsic Capacitance Fig. 8 . TFET drain parasitic capacitance can be reduced by making the drain doping more abrupt or by using an offset drain.
